Search:
Match:
1 results

Analysis

This paper addresses the critical challenge of energy efficiency in low-power computing by developing signal processing algorithms optimized for minimal parallelism and memory usage. This is particularly relevant for embedded systems and mobile devices where power consumption is a primary constraint. The research provides practical solutions, including approximation methods, memory management techniques, and algorithm analysis, offering valuable insights for hardware designers and algorithm developers aiming to optimize performance within strict resource limitations.
Reference

The paper proposes (i) a power/energy consumption model, (ii) integer-friendly approximation methods, (iii) conflict-free data placement and execution order for FFT, and (iv) a parallelism/memory analysis of the fast Schur algorithm.